Low-Jitter Multi-phase Clock Generation: A Comparison between DLLs and Shift Registers

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    6 Citations (Scopus)
    111 Downloads (Pure)

    Abstract

    Abstract—This paper shows that, for a given power budget, a shift register based multi-phase clock generator (MPCG) generates less jitter than a delay-locked loop (DLL) equivalent when both are realized with current mode logic (CML) circuits and white noise is assumed. This is due to the factor that the shift register MPCG has no jitter accumulation from one clock phase to the other as in the DLL based MPCG. For N-phase clock generation, the shift register MPCG needs a reference clock with N times higher frequency and thus requires a VCO with higher frequency than the DLL counterpart. However, we can show that this does not lead to additional power consumption.
    Original languageEnglish
    Title of host publicationProceedings of the 2007 IEEE International Symposium on Circuits and Systems (ISCAS 2007)
    Place of PublicationPiscataway
    PublisherIEEE Computer Society Press
    Pages2854-2857
    Number of pages4
    ISBN (Print)1-4244-0921-7
    DOIs
    Publication statusPublished - 30 May 2007
    EventIEEE International Symposium on Circuits and Systems, ISCAS 2007 - New Orleans, United States
    Duration: 27 May 200730 May 2007
    http://www.iscas2007.org/

    Conference

    ConferenceIEEE International Symposium on Circuits and Systems, ISCAS 2007
    Abbreviated titleISCAS 2007
    CountryUnited States
    CityNew Orleans
    Period27/05/0730/05/07
    Internet address

    Fingerprint

    Shift registers
    Jitter
    Clocks
    White noise

    Keywords

    • EWI-10893
    • IR-58147
    • METIS-241846

    Cite this

    Gao, X., Klumperink, E. A. M., & Nauta, B. (2007). Low-Jitter Multi-phase Clock Generation: A Comparison between DLLs and Shift Registers. In Proceedings of the 2007 IEEE International Symposium on Circuits and Systems (ISCAS 2007) (pp. 2854-2857). Piscataway: IEEE Computer Society Press. https://doi.org/10.1109/ISCAS.2007.378767
    Gao, X. ; Klumperink, Eric A.M. ; Nauta, Bram. / Low-Jitter Multi-phase Clock Generation: A Comparison between DLLs and Shift Registers. Proceedings of the 2007 IEEE International Symposium on Circuits and Systems (ISCAS 2007). Piscataway : IEEE Computer Society Press, 2007. pp. 2854-2857
    @inproceedings{f2fc1dda05cd434ba2016065572f766f,
    title = "Low-Jitter Multi-phase Clock Generation: A Comparison between DLLs and Shift Registers",
    abstract = "Abstract—This paper shows that, for a given power budget, a shift register based multi-phase clock generator (MPCG) generates less jitter than a delay-locked loop (DLL) equivalent when both are realized with current mode logic (CML) circuits and white noise is assumed. This is due to the factor that the shift register MPCG has no jitter accumulation from one clock phase to the other as in the DLL based MPCG. For N-phase clock generation, the shift register MPCG needs a reference clock with N times higher frequency and thus requires a VCO with higher frequency than the DLL counterpart. However, we can show that this does not lead to additional power consumption.",
    keywords = "EWI-10893, IR-58147, METIS-241846",
    author = "X. Gao and Klumperink, {Eric A.M.} and Bram Nauta",
    note = "10.1109/ISCAS.2007.378767",
    year = "2007",
    month = "5",
    day = "30",
    doi = "10.1109/ISCAS.2007.378767",
    language = "English",
    isbn = "1-4244-0921-7",
    pages = "2854--2857",
    booktitle = "Proceedings of the 2007 IEEE International Symposium on Circuits and Systems (ISCAS 2007)",
    publisher = "IEEE Computer Society Press",

    }

    Gao, X, Klumperink, EAM & Nauta, B 2007, Low-Jitter Multi-phase Clock Generation: A Comparison between DLLs and Shift Registers. in Proceedings of the 2007 IEEE International Symposium on Circuits and Systems (ISCAS 2007). IEEE Computer Society Press, Piscataway, pp. 2854-2857, IEEE International Symposium on Circuits and Systems, ISCAS 2007, New Orleans, United States, 27/05/07. https://doi.org/10.1109/ISCAS.2007.378767

    Low-Jitter Multi-phase Clock Generation: A Comparison between DLLs and Shift Registers. / Gao, X.; Klumperink, Eric A.M.; Nauta, Bram.

    Proceedings of the 2007 IEEE International Symposium on Circuits and Systems (ISCAS 2007). Piscataway : IEEE Computer Society Press, 2007. p. 2854-2857.

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    TY - GEN

    T1 - Low-Jitter Multi-phase Clock Generation: A Comparison between DLLs and Shift Registers

    AU - Gao, X.

    AU - Klumperink, Eric A.M.

    AU - Nauta, Bram

    N1 - 10.1109/ISCAS.2007.378767

    PY - 2007/5/30

    Y1 - 2007/5/30

    N2 - Abstract—This paper shows that, for a given power budget, a shift register based multi-phase clock generator (MPCG) generates less jitter than a delay-locked loop (DLL) equivalent when both are realized with current mode logic (CML) circuits and white noise is assumed. This is due to the factor that the shift register MPCG has no jitter accumulation from one clock phase to the other as in the DLL based MPCG. For N-phase clock generation, the shift register MPCG needs a reference clock with N times higher frequency and thus requires a VCO with higher frequency than the DLL counterpart. However, we can show that this does not lead to additional power consumption.

    AB - Abstract—This paper shows that, for a given power budget, a shift register based multi-phase clock generator (MPCG) generates less jitter than a delay-locked loop (DLL) equivalent when both are realized with current mode logic (CML) circuits and white noise is assumed. This is due to the factor that the shift register MPCG has no jitter accumulation from one clock phase to the other as in the DLL based MPCG. For N-phase clock generation, the shift register MPCG needs a reference clock with N times higher frequency and thus requires a VCO with higher frequency than the DLL counterpart. However, we can show that this does not lead to additional power consumption.

    KW - EWI-10893

    KW - IR-58147

    KW - METIS-241846

    U2 - 10.1109/ISCAS.2007.378767

    DO - 10.1109/ISCAS.2007.378767

    M3 - Conference contribution

    SN - 1-4244-0921-7

    SP - 2854

    EP - 2857

    BT - Proceedings of the 2007 IEEE International Symposium on Circuits and Systems (ISCAS 2007)

    PB - IEEE Computer Society Press

    CY - Piscataway

    ER -

    Gao X, Klumperink EAM, Nauta B. Low-Jitter Multi-phase Clock Generation: A Comparison between DLLs and Shift Registers. In Proceedings of the 2007 IEEE International Symposium on Circuits and Systems (ISCAS 2007). Piscataway: IEEE Computer Society Press. 2007. p. 2854-2857 https://doi.org/10.1109/ISCAS.2007.378767