Managing Verification Activities Using SVM

Bill Aldrich, Ansgar Fehnker, Peter H. Feiler, Zhi Han, Bruce H. Krogh, Eric Lim, Shiva Sivashankar

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

2 Citations (Scopus)

Abstract

SVM (System Verification Manager) manages the application of verification methods for model-based development of embedded systems by providing integrated representations of requirements, system architecture, models and verification methods. Developed in Java within MATLAB®, SVM supports all types of tools for modelling and verification through an extensible framework of data and coding structures. This paper presents the main features of SVM and illustrates its application to embedded control and signal processing systems.
Original languageEnglish
Title of host publicationFormal Methods and Software Engineering
Subtitle of host publication6th International Conference on Formal Engineering Methods, ICFEM 2004, Seattle, WA, USA, November 8-12, 2004, Proceedings
EditorsJim Davies, Wolfram Schulte, Michael Barnett
PublisherSpringer
Pages61-75
Number of pages15
ISBN (Electronic)978-3-540-30482-1
ISBN (Print)978-3-540-23841-6
DOIs
Publication statusPublished - 2004
Externally publishedYes
Event6th International Conference on Formal Engineering Methods 2004 - Seattle, United States
Duration: 8 Nov 200412 Nov 2004
Conference number: 6

Publication series

NameLecture Notes in Computer Science
PublisherSpringer
Volume3308

Conference

Conference6th International Conference on Formal Engineering Methods 2004
Abbreviated titleICFEM 2004
CountryUnited States
CitySeattle
Period8/11/0412/11/04

Fingerprint

Managers
Embedded systems
MATLAB
Signal processing

Cite this

Aldrich, B., Fehnker, A., Feiler, P. H., Han, Z., Krogh, B. H., Lim, E., & Sivashankar, S. (2004). Managing Verification Activities Using SVM. In J. Davies, W. Schulte, & M. Barnett (Eds.), Formal Methods and Software Engineering: 6th International Conference on Formal Engineering Methods, ICFEM 2004, Seattle, WA, USA, November 8-12, 2004, Proceedings (pp. 61-75). (Lecture Notes in Computer Science; Vol. 3308). Springer. https://doi.org/10.1007/978-3-540-30482-1_13
Aldrich, Bill ; Fehnker, Ansgar ; Feiler, Peter H. ; Han, Zhi ; Krogh, Bruce H. ; Lim, Eric ; Sivashankar, Shiva. / Managing Verification Activities Using SVM. Formal Methods and Software Engineering: 6th International Conference on Formal Engineering Methods, ICFEM 2004, Seattle, WA, USA, November 8-12, 2004, Proceedings. editor / Jim Davies ; Wolfram Schulte ; Michael Barnett. Springer, 2004. pp. 61-75 (Lecture Notes in Computer Science).
@inproceedings{98777501651749a09955185dc436f2d3,
title = "Managing Verification Activities Using SVM",
abstract = "SVM (System Verification Manager) manages the application of verification methods for model-based development of embedded systems by providing integrated representations of requirements, system architecture, models and verification methods. Developed in Java within MATLAB{\circledR}, SVM supports all types of tools for modelling and verification through an extensible framework of data and coding structures. This paper presents the main features of SVM and illustrates its application to embedded control and signal processing systems.",
author = "Bill Aldrich and Ansgar Fehnker and Feiler, {Peter H.} and Zhi Han and Krogh, {Bruce H.} and Eric Lim and Shiva Sivashankar",
year = "2004",
doi = "10.1007/978-3-540-30482-1_13",
language = "English",
isbn = "978-3-540-23841-6",
series = "Lecture Notes in Computer Science",
publisher = "Springer",
pages = "61--75",
editor = "Jim Davies and Wolfram Schulte and Michael Barnett",
booktitle = "Formal Methods and Software Engineering",

}

Aldrich, B, Fehnker, A, Feiler, PH, Han, Z, Krogh, BH, Lim, E & Sivashankar, S 2004, Managing Verification Activities Using SVM. in J Davies, W Schulte & M Barnett (eds), Formal Methods and Software Engineering: 6th International Conference on Formal Engineering Methods, ICFEM 2004, Seattle, WA, USA, November 8-12, 2004, Proceedings. Lecture Notes in Computer Science, vol. 3308, Springer, pp. 61-75, 6th International Conference on Formal Engineering Methods 2004, Seattle, United States, 8/11/04. https://doi.org/10.1007/978-3-540-30482-1_13

Managing Verification Activities Using SVM. / Aldrich, Bill; Fehnker, Ansgar; Feiler, Peter H.; Han, Zhi; Krogh, Bruce H.; Lim, Eric; Sivashankar, Shiva.

Formal Methods and Software Engineering: 6th International Conference on Formal Engineering Methods, ICFEM 2004, Seattle, WA, USA, November 8-12, 2004, Proceedings. ed. / Jim Davies; Wolfram Schulte; Michael Barnett. Springer, 2004. p. 61-75 (Lecture Notes in Computer Science; Vol. 3308).

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

TY - GEN

T1 - Managing Verification Activities Using SVM

AU - Aldrich, Bill

AU - Fehnker, Ansgar

AU - Feiler, Peter H.

AU - Han, Zhi

AU - Krogh, Bruce H.

AU - Lim, Eric

AU - Sivashankar, Shiva

PY - 2004

Y1 - 2004

N2 - SVM (System Verification Manager) manages the application of verification methods for model-based development of embedded systems by providing integrated representations of requirements, system architecture, models and verification methods. Developed in Java within MATLAB®, SVM supports all types of tools for modelling and verification through an extensible framework of data and coding structures. This paper presents the main features of SVM and illustrates its application to embedded control and signal processing systems.

AB - SVM (System Verification Manager) manages the application of verification methods for model-based development of embedded systems by providing integrated representations of requirements, system architecture, models and verification methods. Developed in Java within MATLAB®, SVM supports all types of tools for modelling and verification through an extensible framework of data and coding structures. This paper presents the main features of SVM and illustrates its application to embedded control and signal processing systems.

U2 - 10.1007/978-3-540-30482-1_13

DO - 10.1007/978-3-540-30482-1_13

M3 - Conference contribution

SN - 978-3-540-23841-6

T3 - Lecture Notes in Computer Science

SP - 61

EP - 75

BT - Formal Methods and Software Engineering

A2 - Davies, Jim

A2 - Schulte, Wolfram

A2 - Barnett, Michael

PB - Springer

ER -

Aldrich B, Fehnker A, Feiler PH, Han Z, Krogh BH, Lim E et al. Managing Verification Activities Using SVM. In Davies J, Schulte W, Barnett M, editors, Formal Methods and Software Engineering: 6th International Conference on Formal Engineering Methods, ICFEM 2004, Seattle, WA, USA, November 8-12, 2004, Proceedings. Springer. 2004. p. 61-75. (Lecture Notes in Computer Science). https://doi.org/10.1007/978-3-540-30482-1_13