Mapping of DSP Algorithms on the Montium Architecture

P.M. Heysters; Gerardus Johannes Maria Smit

doi:10.1109/IPDPS.2003.1213333

Mapping of DSP Algorithms on the Montium Architecture

P.M. Heysters, Gerardus Johannes Maria Smit

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

29 Citations (Scopus)

108 Downloads (Pure)

Abstract

In battery operated mobile devices there is a growing need for flexible high-performance architectures due to the limited amount of available energy and the increasing demand of processing power. Course grained reconfigurable architectures could be the key to more energy-efficient, yet programmable systems. In this paper a course-grained reconfigurable architecture, called Montium, is presented. Several mappings of commonly used digital signal processing algorithms are shown to demonstrate the flexibility of this architecture.

Original language	Undefined
Title of host publication	Proceedings of RAW 2003
Place of Publication	Nice, France
Publisher	IEEE
Pages	-
Number of pages	6
ISBN (Print)	0-7695-1926-1
DOIs	https://doi.org/10.1109/IPDPS.2003.1213333
Publication status	Published - Apr 2003
Event	10th Reconfigurable Architectures Workshop, RAW 2003 - Nice, France Duration: 22 Apr 2003 → 22 Apr 2003 Conference number: 10 http://www.ece.lsu.edu/vaidy/raw03/

Publication series

Name
Publisher	IEEE

Conference

Conference	10th Reconfigurable Architectures Workshop, RAW 2003
Abbreviated title	RAW
Country/Territory	France
City	Nice
Period	22/04/03 → 22/04/03
Internet address	http://www.ece.lsu.edu/vaidy/raw03/

Keywords

METIS-214831
EWI-1516
CAES-EEA: Efficient Embedded Architectures
IR-46379

Access to Document

10.1109/IPDPS.2003.1213333

heysters_raw03

Cite this

@inproceedings{c06f16d800cf46578fc618e69ae55774,

title = "Mapping of DSP Algorithms on the Montium Architecture",

abstract = "In battery operated mobile devices there is a growing need for flexible high-performance architectures due to the limited amount of available energy and the increasing demand of processing power. Course grained reconfigurable architectures could be the key to more energy-efficient, yet programmable systems. In this paper a course-grained reconfigurable architecture, called Montium, is presented. Several mappings of commonly used digital signal processing algorithms are shown to demonstrate the flexibility of this architecture.",

keywords = "METIS-214831, EWI-1516, CAES-EEA: Efficient Embedded Architectures, IR-46379",

author = "P.M. Heysters and Smit, \{Gerardus Johannes Maria\}",

note = "Imported from CHAMELEON.xml; 10th Reconfigurable Architectures Workshop, RAW 2003 ; Conference date: 22-04-2003 Through 22-04-2003",

year = "2003",

month = apr,

doi = "10.1109/IPDPS.2003.1213333",

language = "Undefined",

isbn = "0-7695-1926-1",

publisher = "IEEE",

pages = "--",

booktitle = "Proceedings of RAW 2003",

address = "United States",

url = "http://www.ece.lsu.edu/vaidy/raw03/",

}

TY - GEN

T1 - Mapping of DSP Algorithms on the Montium Architecture

AU - Heysters, P.M.

AU - Smit, Gerardus Johannes Maria

N1 - Conference code: 10

PY - 2003/4

Y1 - 2003/4

N2 - In battery operated mobile devices there is a growing need for flexible high-performance architectures due to the limited amount of available energy and the increasing demand of processing power. Course grained reconfigurable architectures could be the key to more energy-efficient, yet programmable systems. In this paper a course-grained reconfigurable architecture, called Montium, is presented. Several mappings of commonly used digital signal processing algorithms are shown to demonstrate the flexibility of this architecture.

AB - In battery operated mobile devices there is a growing need for flexible high-performance architectures due to the limited amount of available energy and the increasing demand of processing power. Course grained reconfigurable architectures could be the key to more energy-efficient, yet programmable systems. In this paper a course-grained reconfigurable architecture, called Montium, is presented. Several mappings of commonly used digital signal processing algorithms are shown to demonstrate the flexibility of this architecture.

KW - METIS-214831

KW - EWI-1516

KW - CAES-EEA: Efficient Embedded Architectures

KW - IR-46379

U2 - 10.1109/IPDPS.2003.1213333

DO - 10.1109/IPDPS.2003.1213333

M3 - Conference contribution

SN - 0-7695-1926-1

SP - -

BT - Proceedings of RAW 2003

PB - IEEE

CY - Nice, France

T2 - 10th Reconfigurable Architectures Workshop, RAW 2003

Y2 - 22 April 2003 through 22 April 2003

ER -