Skip to main navigation Skip to search Skip to main content

Modelling Run-Time Arbitration by Latency-Rate Servers in Dataflow Graphs

    Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

    32 Downloads (Pure)

    Abstract

    In order to obtain a cost-efficient solution, tasks share resources in a Multi-Processor System-on-Chip. In our architecture, shared resources are run-time scheduled. We show how the effects of Latency-Rate servers, which is a class of run-time schedulers, can be included in a dataflow model. The resulting dataflow model, which can have an arbitrary topology, enables us to provide guarantees on the temporal behaviour of the implementation. Traditionally, the end-to-end behaviour of multiple Latency-Rate servers has been analysed with Latency-Rate analysis, which is a Network Calculus. This paper bridges a gap between Network Calculi and dataflow analysis techniques, since we show that a class of run-time schedulers can now be included in dataflow models, or, from a Network Calculus perspective, that restrictions on the topology of graphs that include run-time scheduling can be removed.
    Original languageEnglish
    Title of host publicationSCOPES '07
    Subtitle of host publicationProceedings of the 10th International Workshop on Software and Compilers for Embedded Systems (SCOPES)
    EditorsH. Falk, P. Marwedel
    Place of PublicationNew York, NY
    PublisherACM Press
    Pages11-22
    Number of pages12
    ISBN (Print)978-1-4503-7834-5
    DOIs
    Publication statusPublished - 20 Apr 2007
    Event10th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2007 - Acropolis, Nice, France
    Duration: 20 Apr 2007 → 20 Apr 2007
    Conference number: 10
    http://www.scopesconf.org/scopes-07/

    Publication series

    NameACM International Conference Proceeding Series
    PublisherACM Press
    NumberP2773
    Volume235

    Workshop

    Workshop10th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2007
    Abbreviated titleSCOPES
    Country/TerritoryFrance
    CityNice
    Period20/04/07 → 20/04/07
    Internet address

    Keywords

    • 2020 OA procedure
    • CAES-EEA: Efficient Embedded Architectures

    Fingerprint

    Dive into the research topics of 'Modelling Run-Time Arbitration by Latency-Rate Servers in Dataflow Graphs'. Together they form a unique fingerprint.

    Cite this