Novel algorithm and architectures for high-speed low-power ConText-based steganography

Somayeh Timarchi, Masoud Abbasi Alaei, Hossein Koushkbaghi

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

3 Citations (Scopus)

Abstract

Least Significant Bit (LSB) insertion method is a popular type of steganographic algorithms in spatial domain. Nevertheless, in this approach essential measures should be considered to enhance the both visual quality and security properties. ConText is a revised version of LSB method to hide secret information in image carrier with enhanced visual imperceptibility. This paper introduces a novel algorithm based on ConText, called the Modified ConText (MCT). The proposed algorithm is based on using a threshold level to compare pixels in a sub-block which leads to faster and power efficient implementation. We strengthen the ConText algorithm which can embed data in a more noisy-like area to increase security and visual quality. Moreover, a high-speed hardware implementation of the MCT algorithm is also presented by employing faster comparisons. In addition to assigning threshold value that can lead to a more efficient architecture, the pre-computation low-power technique is also employed to reduce power consumption. The proposed architecture is synthesized by the ISE tool and implemented on a Spartan-3 FPGA device. The results imply that the proposed architecture outperforms the system frequency, the usage of FPGA resources, and power consumption by approximately 7%, 30%, and 64%, respectively.

Original languageEnglish
Title of host publication2017 19th International Symposium on Computer Architecture and Digital Systems, CADS 2017
PublisherIEEE
Pages1-6
Number of pages6
ISBN (Electronic)9781538643792
DOIs
Publication statusPublished - 8 Mar 2018
Event19th International Symposium on Computer Architecture and Digital Systems, CADS 2017 - Kish Island, Iran, Islamic Republic of
Duration: 21 Dec 201722 Dec 2017
Conference number: 19

Conference

Conference19th International Symposium on Computer Architecture and Digital Systems, CADS 2017
Abbreviated titleCADS 2017
CountryIran, Islamic Republic of
CityKish Island
Period21/12/1722/12/17

Keywords

  • FPGA-based implementation
  • Low-power design
  • LSB insertion
  • Pre-computation technique
  • Steganography

Fingerprint

Dive into the research topics of 'Novel algorithm and architectures for high-speed low-power ConText-based steganography'. Together they form a unique fingerprint.

Cite this