On-chip decoupling zone for package-stress reduction

V.L. Spiering, S. Bouwstra, R.M.E.J. Spiering, M. Elwenspoek

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    11 Citations (Scopus)
    46 Downloads (Pure)

    Abstract

    The authors report the reduction of package stresses by introducing a decoupling zone directly around a sensor structure. Different geometries of the decoupling zones are compared, using the finite element method (FEM) and analytical models. Reduction factors over 1000 and higher can be realized by using an axisymmetrical V-corrugation. A design rule to optimize the reduction for the V-corrugation is given. This rule is based on analytical calculations and verified by FEM-simulations. Finally, it is shown that the thickness of a backplate, mounted to the sensor chip, can be optimized for minimal thermal stresses in the sensor.
    Original languageEnglish
    Title of host publicationTRANSDUCERS '91
    Subtitle of host publication1991 International Conference on Solid-State Sensors and Actuators
    Place of PublicationPiscataway, NJ
    PublisherIEEE Computer Society
    Pages982-985
    Number of pages4
    ISBN (Print)0-87942-585-7
    DOIs
    Publication statusPublished - 24 Jun 1991
    Event1991 International Conference on Solid-State Sensors and Actuators, TRANSDUCERS 1991 - San Francisco, United States
    Duration: 24 Jun 199127 Jun 1991

    Conference

    Conference1991 International Conference on Solid-State Sensors and Actuators, TRANSDUCERS 1991
    Abbreviated titleTRANSDUCERS '91
    CountryUnited States
    CitySan Francisco
    Period24/06/9127/06/91

    Fingerprint Dive into the research topics of 'On-chip decoupling zone for package-stress reduction'. Together they form a unique fingerprint.

    Cite this