On Device Architectures, Subthreshold Swing, and Power Consumption of the Piezoelectric Field-Effect Transistor (π-FET)

    Research output: Contribution to journalArticleAcademicpeer-review

    16 Citations (Scopus)
    2946 Downloads (Pure)

    Abstract

    This paper describes the potential of tunable strain in field-effect transistors to boost performance of digital logic. Voltage-controlled strain can be imposed on a semiconductor body by the integration of a piezoelectric material improving transistor performance. In this paper, we derive the relations governing the subthreshold swing in such devices to improve the understanding. Using these relations and considering the mechanical and technological boundary conditions, we discuss possible device architectures that employ this principle. Further, we review the recently published experimental and modeling results of this device, and give analytical estimates of the power consumption.
    Original languageEnglish
    Pages (from-to)149-157
    Number of pages9
    JournalJournal of the Electron Devices Society
    Volume3
    Issue number3
    Early online date5 Mar 2015
    DOIs
    Publication statusPublished - May 2015

    Keywords

    • Piezoelectric effect
    • MOSFET
    • CMOS
    • subthermal device
    • steep-subthreshold device
    • 2023 OA procedure

    Fingerprint

    Dive into the research topics of 'On Device Architectures, Subthreshold Swing, and Power Consumption of the Piezoelectric Field-Effect Transistor (π-FET)'. Together they form a unique fingerprint.

    Cite this