On Jitter due to Delay Cell Mismatch in DLL-based Clock Multipliers

R.C.H. van de Beek, Eric A.M. Klumperink, C.S. Vaucher, Bram Nauta

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    7 Citations (Scopus)
    43 Downloads (Pure)


    This paper describes the jitter problem in DLL-based clock multipliers that arises due to stochastic mismatch in the delay cells that are used in the voltage controlled delay line of the DLL. An analysis is presented that relates the stochastic spread of the delay of the cells to the output jitter of the clock multiplier. This analysis shows that relative time deviations are highest in the middle of the delay line and proportional to the square root of the frequency multiplication factor of the structure. A circuit design technique, called impedance level scaling, is presented that allows the designer to optimize the noise and mismatch behavior of a circuit independent from other specifications such as speed and linearity. Applying this technique on delay cell design yields a direct trade-off between noise induced jitter and power usage, and between stochastic mismatch induced jitter and power usage.
    Original languageEnglish
    Title of host publicationIEEE International Symposium on Circuits and Systems (ISCAS 2002)
    Place of PublicationScottsdale, Arizona, USA
    PublisherIEEE Computer Society
    Number of pages4
    ISBN (Print)0780374487
    Publication statusPublished - May 2002
    EventIEEE International Symposium on Circuits and Systems, ISCAS 2002 - Scottsdale Princess Resort, Scottsdale, United States
    Duration: 26 May 200229 May 2002


    ConferenceIEEE International Symposium on Circuits and Systems, ISCAS 2002
    Country/TerritoryUnited States
    Internet address


    • EWI-14405
    • IR-43093
    • METIS-205869


    Dive into the research topics of 'On Jitter due to Delay Cell Mismatch in DLL-based Clock Multipliers'. Together they form a unique fingerprint.

    Cite this