Abstract
An architecture for a Real-Time Volume Rendering Engine (RT-VRE) is given, capable of computing 750 × 750 × 512 samples from a 3D dataset at a rate of 25 images per second. The RT-VRE uses for this purpose 64 dedicated rendering chips, cooperating with 16 RISC-processors. A plane interpolator circuit and a composition circuit, both capable to operate at very high speeds, have been designed for a 1.6 micron VLSI process. Both the interpolator and composition circuit are back from production. They have been tested and both complied with our specifications.
Original language | English |
---|---|
Pages (from-to) | 297-300 |
Number of pages | 4 |
Journal | Computer graphics |
Volume | 19 |
Issue number | 2 |
DOIs | |
Publication status | Published - 1995 |