On the design of a real-time volume rendering engine

Jaap Smit, H.J. Wessels, A. van der Horst, M.J. Bentum

    Research output: Contribution to journalArticleAcademic

    1 Citation (Scopus)
    61 Downloads (Pure)

    Abstract

    An architecture for a Real-Time Volume Rendering Engine (RT-VRE) is given, capable of computing 750 × 750 × 512 samples from a 3D dataset at a rate of 25 images per second. The RT-VRE uses for this purpose 64 dedicated rendering chips, cooperating with 16 RISC-processors. A plane interpolator circuit and a composition circuit, both capable to operate at very high speeds, have been designed for a 1.6 micron VLSI process. Both the interpolator and composition circuit are back from production. They have been tested and both complied with our specifications.
    Original languageEnglish
    Pages (from-to)297-300
    Number of pages4
    JournalComputer graphics
    Volume19
    Issue number2
    DOIs
    Publication statusPublished - 1995

    Fingerprint Dive into the research topics of 'On the design of a real-time volume rendering engine'. Together they form a unique fingerprint.

    Cite this