On the design of a real-time volume rendering engine

J. Smit; H.J. Wessels; A. van der Horst; M.J. Bentum

doi:10.2312/EGGH/EGGH92/070-076

On the design of a real-time volume rendering engine

J. Smit
, H.J. Wessels
, A. van der Horst
, M.J. Bentum

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

109 Downloads (Pure)

Abstract

An architecture for a Real-Time Volume Rendering Engine (RT-VRE) is given, capable of computing 750 × 750 × 512 samples from a 3D dataset at a rate of 25 images per second. The RT-VRE uses for this purpose 64 dedicated rendering chips, cooperating with 16 RISC-processors. A plane interpolator circuit and a composition circuit, both capable to operate at very high speeds, have been designed for a 1.6 micron VLSI process. Both the interpolator and composition circuit are back from production. They have been tested and both complied with our specifications.

Original language	English
Title of host publication	Proceedings of the Seventh Eurographics Workshop on Graphics Hardware
Subtitle of host publication	5th and 6th September 1992, King's College, Cambridge, UK
Editors	P.F. Lister
Place of Publication	Cambridge, United Kingdom
Publisher	Eurographics Association
Pages	70-76
Number of pages	7
DOIs	https://doi.org/10.2312/EGGH/EGGH92/070-076
Publication status	Published - 7 Sept 1992
Event	7th Eurographics Workshop on Graphics Hardware, EGGH 1992 - King's College, Cambridge, United Kingdom Duration: 5 Sept 1992 → 6 Sept 1992 Conference number: 7

Publication series

Name	Eurographics technical report series
Publisher	Eurographics Association
Number	EG 92 HW
ISSN (Print)	1017-4656

Workshop

Workshop	7th Eurographics Workshop on Graphics Hardware, EGGH 1992
Abbreviated title	EGGH92
Country/Territory	United Kingdom
City	Cambridge
Period	5/09/92 → 6/09/92

Access to Document

10.2312/EGGH/EGGH92/070-076

Smit1992onFinal published version, 456 KB

Cite this

Smit, J., Wessels, H. J., van der Horst, A., & Bentum, M. J. (1992). On the design of a real-time volume rendering engine. In P. F. Lister (Ed.), Proceedings of the Seventh Eurographics Workshop on Graphics Hardware: 5th and 6th September 1992, King's College, Cambridge, UK (pp. 70-76). (Eurographics technical report series; No. EG 92 HW). Eurographics Association. https://doi.org/10.2312/EGGH/EGGH92/070-076

Smit, J. ; Wessels, H.J. ; van der Horst, A. et al. / On the design of a real-time volume rendering engine. Proceedings of the Seventh Eurographics Workshop on Graphics Hardware: 5th and 6th September 1992, King's College, Cambridge, UK. editor / P.F. Lister. Cambridge, United Kingdom : Eurographics Association, 1992. pp. 70-76 (Eurographics technical report series; EG 92 HW).

@inproceedings{e91abcb6dfb744f980ad608b6f4be730,

title = "On the design of a real-time volume rendering engine",

abstract = "An architecture for a Real-Time Volume Rendering Engine (RT-VRE) is given, capable of computing 750 × 750 × 512 samples from a 3D dataset at a rate of 25 images per second. The RT-VRE uses for this purpose 64 dedicated rendering chips, cooperating with 16 RISC-processors. A plane interpolator circuit and a composition circuit, both capable to operate at very high speeds, have been designed for a 1.6 micron VLSI process. Both the interpolator and composition circuit are back from production. They have been tested and both complied with our specifications.",

author = "J. Smit and H.J. Wessels and \{van der Horst\}, A. and M.J. Bentum",

year = "1992",

month = sep,

day = "7",

doi = "10.2312/EGGH/EGGH92/070-076",

language = "English",

series = "Eurographics technical report series",

publisher = "Eurographics Association",

number = "EG 92 HW",

pages = "70--76",

editor = "P.F. Lister",

booktitle = "Proceedings of the Seventh Eurographics Workshop on Graphics Hardware",

address = "Switzerland",

note = "7th Eurographics Workshop on Graphics Hardware, EGGH 1992, EGGH92 ; Conference date: 05-09-1992 Through 06-09-1992",

}

Smit, J, Wessels, HJ, van der Horst, A & Bentum, MJ 1992, On the design of a real-time volume rendering engine. in PF Lister (ed.), Proceedings of the Seventh Eurographics Workshop on Graphics Hardware: 5th and 6th September 1992, King's College, Cambridge, UK. Eurographics technical report series, no. EG 92 HW, Eurographics Association, Cambridge, United Kingdom, pp. 70-76, 7th Eurographics Workshop on Graphics Hardware, EGGH 1992, Cambridge, United Kingdom, 5/09/92. https://doi.org/10.2312/EGGH/EGGH92/070-076

On the design of a real-time volume rendering engine. / Smit, J.; Wessels, H.J.; van der Horst, A. et al.
Proceedings of the Seventh Eurographics Workshop on Graphics Hardware: 5th and 6th September 1992, King's College, Cambridge, UK. ed. / P.F. Lister. Cambridge, United Kingdom: Eurographics Association, 1992. p. 70-76 (Eurographics technical report series; No. EG 92 HW).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

TY - GEN

T1 - On the design of a real-time volume rendering engine

AU - Smit, J.

AU - Wessels, H.J.

AU - van der Horst, A.

AU - Bentum, M.J.

N1 - Conference code: 7

PY - 1992/9/7

Y1 - 1992/9/7

N2 - An architecture for a Real-Time Volume Rendering Engine (RT-VRE) is given, capable of computing 750 × 750 × 512 samples from a 3D dataset at a rate of 25 images per second. The RT-VRE uses for this purpose 64 dedicated rendering chips, cooperating with 16 RISC-processors. A plane interpolator circuit and a composition circuit, both capable to operate at very high speeds, have been designed for a 1.6 micron VLSI process. Both the interpolator and composition circuit are back from production. They have been tested and both complied with our specifications.

AB - An architecture for a Real-Time Volume Rendering Engine (RT-VRE) is given, capable of computing 750 × 750 × 512 samples from a 3D dataset at a rate of 25 images per second. The RT-VRE uses for this purpose 64 dedicated rendering chips, cooperating with 16 RISC-processors. A plane interpolator circuit and a composition circuit, both capable to operate at very high speeds, have been designed for a 1.6 micron VLSI process. Both the interpolator and composition circuit are back from production. They have been tested and both complied with our specifications.

U2 - 10.2312/EGGH/EGGH92/070-076

DO - 10.2312/EGGH/EGGH92/070-076

M3 - Conference contribution

T3 - Eurographics technical report series

SP - 70

EP - 76

BT - Proceedings of the Seventh Eurographics Workshop on Graphics Hardware

A2 - Lister, P.F.

PB - Eurographics Association

CY - Cambridge, United Kingdom

T2 - 7th Eurographics Workshop on Graphics Hardware, EGGH 1992

Y2 - 5 September 1992 through 6 September 1992

ER -

Smit J, Wessels HJ, van der Horst A, Bentum MJ. On the design of a real-time volume rendering engine. In Lister PF, editor, Proceedings of the Seventh Eurographics Workshop on Graphics Hardware: 5th and 6th September 1992, King's College, Cambridge, UK. Cambridge, United Kingdom: Eurographics Association. 1992. p. 70-76. (Eurographics technical report series; EG 92 HW). doi: 10.2312/EGGH/EGGH92/070-076

On the design of a real-time volume rendering engine

Abstract

Publication series

Workshop

Access to Document

Fingerprint

Cite this