Phase locked loop

R.C.H. van de Beek (Inventor), Eric A.M. Klumperink (Inventor), Bram Nauta (Inventor), C.S. Vaucher (Inventor)

Research output: PatentProfessional

7 Downloads (Pure)

Abstract

Abstract of US2006164137 A phase locked loop comprising a phase detector ( 100 ) for determining a phase difference between a reference signal (Ref) and mutually phase shifted signals (I, Q) to generate frequency control signals (U, D), the phase detector ( 100 ) comprising: means ( 10 ) for obtaining a first one of said frequency control signals (U, D) by binary multiplication of the reference signal (Ref) and one of the relative phase shifted signals (I, Q); and means ( 20 ) for obtaining a second one of said frequency control signals (U, D) by binary multiplication of the relative phase shifted signals (I, Q).
Original languageUndefined
Patent numberUS2006 0164137A1
Priority date31/07/03
Publication statusPublished - 27 Jul 2006

Keywords

  • METIS-248464
  • EWI-8928

Cite this

van de Beek, R. C. H., Klumperink, E. A. M., Nauta, B., & Vaucher, C. S. (2006). Phase locked loop. (Patent No. US2006 0164137A1).
van de Beek, R.C.H. (Inventor) ; Klumperink, Eric A.M. (Inventor) ; Nauta, Bram (Inventor) ; Vaucher, C.S. (Inventor). / Phase locked loop. Patent No.: US2006 0164137A1.
@misc{3333b8266f3944f89783d64ecf17bcd9,
title = "Phase locked loop",
abstract = "Abstract of US2006164137 A phase locked loop comprising a phase detector ( 100 ) for determining a phase difference between a reference signal (Ref) and mutually phase shifted signals (I, Q) to generate frequency control signals (U, D), the phase detector ( 100 ) comprising: means ( 10 ) for obtaining a first one of said frequency control signals (U, D) by binary multiplication of the reference signal (Ref) and one of the relative phase shifted signals (I, Q); and means ( 20 ) for obtaining a second one of said frequency control signals (U, D) by binary multiplication of the relative phase shifted signals (I, Q).",
keywords = "METIS-248464, EWI-8928",
author = "{van de Beek}, R.C.H. and Klumperink, {Eric A.M.} and Bram Nauta and C.S. Vaucher",
year = "2006",
month = "7",
day = "27",
language = "Undefined",
type = "Patent",
note = "US2006 0164137A1",

}

van de Beek, RCH, Klumperink, EAM, Nauta, B & Vaucher, CS 2006, Phase locked loop, Patent No. US2006 0164137A1.

Phase locked loop. / van de Beek, R.C.H. (Inventor); Klumperink, Eric A.M. (Inventor); Nauta, Bram (Inventor); Vaucher, C.S. (Inventor).

Patent No.: US2006 0164137A1.

Research output: PatentProfessional

TY - PAT

T1 - Phase locked loop

AU - van de Beek, R.C.H.

AU - Klumperink, Eric A.M.

AU - Nauta, Bram

AU - Vaucher, C.S.

PY - 2006/7/27

Y1 - 2006/7/27

N2 - Abstract of US2006164137 A phase locked loop comprising a phase detector ( 100 ) for determining a phase difference between a reference signal (Ref) and mutually phase shifted signals (I, Q) to generate frequency control signals (U, D), the phase detector ( 100 ) comprising: means ( 10 ) for obtaining a first one of said frequency control signals (U, D) by binary multiplication of the reference signal (Ref) and one of the relative phase shifted signals (I, Q); and means ( 20 ) for obtaining a second one of said frequency control signals (U, D) by binary multiplication of the relative phase shifted signals (I, Q).

AB - Abstract of US2006164137 A phase locked loop comprising a phase detector ( 100 ) for determining a phase difference between a reference signal (Ref) and mutually phase shifted signals (I, Q) to generate frequency control signals (U, D), the phase detector ( 100 ) comprising: means ( 10 ) for obtaining a first one of said frequency control signals (U, D) by binary multiplication of the reference signal (Ref) and one of the relative phase shifted signals (I, Q); and means ( 20 ) for obtaining a second one of said frequency control signals (U, D) by binary multiplication of the relative phase shifted signals (I, Q).

KW - METIS-248464

KW - EWI-8928

M3 - Patent

M1 - US2006 0164137A1

ER -

van de Beek RCH, Klumperink EAM, Nauta B, Vaucher CS, inventors. Phase locked loop. US2006 0164137A1. 2006 Jul 27.