Phase-Locked-loop with reduced clock jitter

Bram Nauta (Inventor), R.C.H. van de Beek (Inventor), Cicero Silveira Vaucher (Inventor)

    Research output: Patent

    13 Downloads (Pure)

    Abstract

    The present invention relates to a phase-locked-loop (PLL) circuit and a method for controlling such a PLL circuit, wherein the frequency of an input reference signal and the frequency of a feedback signal derived from an output oscillation signal are divided by a predetermined rate to thereby reduce the frequency at a phase detection means (1) of the PLL circuit. The dividing step is inhibited in response to a detection of a phase-locked-state of the PLL circuit. Thus, after phase-lock has been achieved, extra reference dividers (6) added to decrease the comparison frequency are removed from the loop to thereby enable increase in the loop bandwidths and decrease in the dividing ratio within the loop.
    Original languageUndefined
    Patent numberUS7606343B2
    Publication statusPublished - 20 Oct 2009

    Keywords

    • IR-102627
    • EWI-27519

    Cite this

    Nauta, B., van de Beek, R. C. H., & Vaucher, C. S. (2009). Phase-Locked-loop with reduced clock jitter. (Patent No. US7606343B2).