Reducing MOSFET 1/f Noise and Power Consumption by "Switched Biasing"

Eric A.M. Klumperink, Sander L.J. Gierkink, A.P. van der Wel, Bram Nauta

    Research output: Contribution to journalArticleAcademicpeer-review

    231 Citations (Scopus)
    161 Downloads (Pure)


    Switched biasing is proposed as a technique for reducing the 1/f noise in MOSFET's. Conventional techniques, such as chopping or correlated double sampling, reduce the effect of 1/f noise in electronic circuits, whereas the switched biasing technique reduces the 1/f noise itself. Whereas noise reduction techniques generally lead to more power consumption, switched biasing can reduce the power consumption. It exploits an intriguing physical effect: cycling a MOS transistor from strong inversion to accumulation reduces its intrinsic 1/f noise. As the 1/f noise is reduced at its physical roots, high frequency circuits, in which 1/f noise is being upconverted, can also benefit. This is demonstrated by applying switched biasing in a 0.8 ¿m CMOS sawtooth oscillator. By periodically switching off the bias currents, during time intervals that they are not contributing to the circuit operation, a reduction of the 1/f noise induced phase noise by more than 8 dB is achieved, while the power consumption is also reduced by 30%
    Original languageEnglish
    Pages (from-to)994-1001
    JournalIEEE journal of solid-state circuits
    Issue number7
    Publication statusPublished - 2000


    Dive into the research topics of 'Reducing MOSFET 1/f Noise and Power Consumption by "Switched Biasing"'. Together they form a unique fingerprint.

    Cite this