Robustness analysis of watermark verification techniques for FPGA netlist cores

Daniel Ziener, Moritz Schmid, Jürgen Teich

Research output: Chapter in Book/Report/Conference proceedingChapterAcademicpeer-review

Abstract

In this paper we analyze the robustness of watermarking techniques for FPGA IP cores against attacks. Unlike most existing watermarking techniques, the focus of our techniques lies on ease of verification, even if the protected cores are embedded into a product. Moreover, we have concentrated on higher abstraction levels for embedding the watermark, particularly at the logic level, where IP cores are distributed as netlist cores. With the presented watermarking methods, it is possible to watermark IP cores at the logic level and identify them with a high likelihood and in a reproducible way in a purchased product from a company that is suspected to have committed IP fraud. For robustness analysis we enhanced a theoretical watermarking model, originally introduced for multimedia watermarking. Finally, two exemplary watermarking techniques for netlist cores using different verification strategies are described and the robustness against attacks is analyzed.

Original languageEnglish
Title of host publicationDesign Methodologies for Secure Embedded Systems
Subtitle of host publicationFestschrift in Honor of Prof. Dr.-Ing. Sorin A. Huss
EditorsAlexander Biedermann, H. Gregor Molter
Pages105-127
Number of pages23
Volume78
DOIs
Publication statusPublished - 2010
Externally publishedYes

Publication series

NameLecture Notes in Electrical Engineering
Volume78
ISSN (Print)18761100
ISSN (Electronic)18761119

Fingerprint

Watermarking
Field programmable gate arrays (FPGA)
Intellectual property core
Industry

Cite this

Ziener, D., Schmid, M., & Teich, J. (2010). Robustness analysis of watermark verification techniques for FPGA netlist cores. In A. Biedermann, & H. G. Molter (Eds.), Design Methodologies for Secure Embedded Systems: Festschrift in Honor of Prof. Dr.-Ing. Sorin A. Huss (Vol. 78, pp. 105-127). (Lecture Notes in Electrical Engineering; Vol. 78). https://doi.org/10.1007/978-3-642-16767-6_6
Ziener, Daniel ; Schmid, Moritz ; Teich, Jürgen. / Robustness analysis of watermark verification techniques for FPGA netlist cores. Design Methodologies for Secure Embedded Systems: Festschrift in Honor of Prof. Dr.-Ing. Sorin A. Huss. editor / Alexander Biedermann ; H. Gregor Molter. Vol. 78 2010. pp. 105-127 (Lecture Notes in Electrical Engineering).
@inbook{8b7f12f7755e42f39781aa4c14b7d4ca,
title = "Robustness analysis of watermark verification techniques for FPGA netlist cores",
abstract = "In this paper we analyze the robustness of watermarking techniques for FPGA IP cores against attacks. Unlike most existing watermarking techniques, the focus of our techniques lies on ease of verification, even if the protected cores are embedded into a product. Moreover, we have concentrated on higher abstraction levels for embedding the watermark, particularly at the logic level, where IP cores are distributed as netlist cores. With the presented watermarking methods, it is possible to watermark IP cores at the logic level and identify them with a high likelihood and in a reproducible way in a purchased product from a company that is suspected to have committed IP fraud. For robustness analysis we enhanced a theoretical watermarking model, originally introduced for multimedia watermarking. Finally, two exemplary watermarking techniques for netlist cores using different verification strategies are described and the robustness against attacks is analyzed.",
author = "Daniel Ziener and Moritz Schmid and J{\"u}rgen Teich",
year = "2010",
doi = "10.1007/978-3-642-16767-6_6",
language = "English",
isbn = "9783642167669",
volume = "78",
series = "Lecture Notes in Electrical Engineering",
pages = "105--127",
editor = "Alexander Biedermann and Molter, {H. Gregor}",
booktitle = "Design Methodologies for Secure Embedded Systems",

}

Ziener, D, Schmid, M & Teich, J 2010, Robustness analysis of watermark verification techniques for FPGA netlist cores. in A Biedermann & HG Molter (eds), Design Methodologies for Secure Embedded Systems: Festschrift in Honor of Prof. Dr.-Ing. Sorin A. Huss. vol. 78, Lecture Notes in Electrical Engineering, vol. 78, pp. 105-127. https://doi.org/10.1007/978-3-642-16767-6_6

Robustness analysis of watermark verification techniques for FPGA netlist cores. / Ziener, Daniel; Schmid, Moritz; Teich, Jürgen.

Design Methodologies for Secure Embedded Systems: Festschrift in Honor of Prof. Dr.-Ing. Sorin A. Huss. ed. / Alexander Biedermann; H. Gregor Molter. Vol. 78 2010. p. 105-127 (Lecture Notes in Electrical Engineering; Vol. 78).

Research output: Chapter in Book/Report/Conference proceedingChapterAcademicpeer-review

TY - CHAP

T1 - Robustness analysis of watermark verification techniques for FPGA netlist cores

AU - Ziener, Daniel

AU - Schmid, Moritz

AU - Teich, Jürgen

PY - 2010

Y1 - 2010

N2 - In this paper we analyze the robustness of watermarking techniques for FPGA IP cores against attacks. Unlike most existing watermarking techniques, the focus of our techniques lies on ease of verification, even if the protected cores are embedded into a product. Moreover, we have concentrated on higher abstraction levels for embedding the watermark, particularly at the logic level, where IP cores are distributed as netlist cores. With the presented watermarking methods, it is possible to watermark IP cores at the logic level and identify them with a high likelihood and in a reproducible way in a purchased product from a company that is suspected to have committed IP fraud. For robustness analysis we enhanced a theoretical watermarking model, originally introduced for multimedia watermarking. Finally, two exemplary watermarking techniques for netlist cores using different verification strategies are described and the robustness against attacks is analyzed.

AB - In this paper we analyze the robustness of watermarking techniques for FPGA IP cores against attacks. Unlike most existing watermarking techniques, the focus of our techniques lies on ease of verification, even if the protected cores are embedded into a product. Moreover, we have concentrated on higher abstraction levels for embedding the watermark, particularly at the logic level, where IP cores are distributed as netlist cores. With the presented watermarking methods, it is possible to watermark IP cores at the logic level and identify them with a high likelihood and in a reproducible way in a purchased product from a company that is suspected to have committed IP fraud. For robustness analysis we enhanced a theoretical watermarking model, originally introduced for multimedia watermarking. Finally, two exemplary watermarking techniques for netlist cores using different verification strategies are described and the robustness against attacks is analyzed.

UR - http://www.scopus.com/inward/record.url?scp=79955089412&partnerID=8YFLogxK

U2 - 10.1007/978-3-642-16767-6_6

DO - 10.1007/978-3-642-16767-6_6

M3 - Chapter

SN - 9783642167669

VL - 78

T3 - Lecture Notes in Electrical Engineering

SP - 105

EP - 127

BT - Design Methodologies for Secure Embedded Systems

A2 - Biedermann, Alexander

A2 - Molter, H. Gregor

ER -

Ziener D, Schmid M, Teich J. Robustness analysis of watermark verification techniques for FPGA netlist cores. In Biedermann A, Molter HG, editors, Design Methodologies for Secure Embedded Systems: Festschrift in Honor of Prof. Dr.-Ing. Sorin A. Huss. Vol. 78. 2010. p. 105-127. (Lecture Notes in Electrical Engineering). https://doi.org/10.1007/978-3-642-16767-6_6