Robustness analysis of watermark verification techniques for FPGA netlist cores
- Daniel Ziener*
- , Moritz Schmid
- , Jürgen Teich
*Corresponding author for this work
Research output: Chapter in Book/Report/Conference proceeding › Chapter › Academic › peer-review