Role of package parasitics and substrate resistance on the Charged Device Model (CDM) failure levels - An explantion and die protection strategy

M.S.B. Sowariraj, Theo Smedes, Cora Salm, A.J. Mouthaan, F.G. Kuper

    Research output: Contribution to journalArticleAcademicpeer-review

    10 Citations (Scopus)

    Abstract

    With sownscaling of device dimensions and increased usage of automated handlers, Charged Device Model (CDM) type of Electrostatic Discharge (ESD) stress events are becoming the major readon for field returns in the Integrated Circuit (IC) industry. In the case of CDM stress, the IC is both the source of static charge and part od the discharge path. Hence CDM test results are greatly affected by the nature of the package, pin position and the location of the protection devices within the die. In this paper we present a systematic approach to understand the actual influence of these factors in the IC during a CDM event. The CDM test set-up is modeled using PSPICE circuit simulator and the discharge waveforms thus obtained are compared with the experimental observations. This model is then used to find the actual discharge current flowing through the die and the protection structures for different packages and pin positions. From this general protection strategy for CDM discharges, independent of the IC layout design is developed.
    Original languageUndefined
    Article number10.1016/S0026-2714(03)00276-2
    Pages (from-to)1569-1575
    Number of pages7
    JournalMicroelectronics reliability
    Volume43
    Issue number9-11
    DOIs
    Publication statusPublished - 1 Sep 2003

    Keywords

    • EWI-15548
    • IR-67734
    • METIS-215867

    Cite this