Run-time mapping of applications to a heterogeneous reconfigurable tiled system on chip architecture

Lodewijk T. Smit, Gerard J.M. Smit, Johann L. Hurink, Hajo Broersma, Daniël Paulusma, Pascal T. Wolkotte

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

28 Citations (Scopus)
13 Downloads (Pure)

Abstract

This paper evaluates an algorithm that maps a number of communicating processes to a heterogeneous tiled System on Chip (SoC) architecture at run-time. The mapping algorithm minimizes the total amount of energy consumption, while still providing an adequate Quality of Service (QoS). A realistic example is mapped using this algorithm.
Original languageEnglish
Title of host publication2004 IEEE International Conference on Field-Programmable Technology, 2004
Subtitle of host publicationProceedings
Place of PublicationPiscataway, NJ
PublisherIEEE
Pages421-424
Number of pages4
ISBN (Print)0-7803-8651-5
DOIs
Publication statusPublished - Dec 2004
Event2004 IEEE International Conference on Field-Programmable Technology, FPT 2004 - Brisbane, Australia
Duration: 6 Dec 20048 Dec 2004

Conference

Conference2004 IEEE International Conference on Field-Programmable Technology, FPT 2004
Abbreviated titleFPT
CountryAustralia
CityBrisbane
Period6/12/048/12/04

Keywords

  • CAES-EEA: Efficient Embedded Architectures
  • EWI-1485
  • IR-48501
  • EC Grant Agreement nr.: FP6/001908
  • METIS-220029

Fingerprint Dive into the research topics of 'Run-time mapping of applications to a heterogeneous reconfigurable tiled system on chip architecture'. Together they form a unique fingerprint.

Cite this