Selection of tests for outlier detection

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

Abstract

Integrated circuits are tested thoroughly in order to meet the high demands on quality. As an additional step, outlier detection is used to detect potential unreliable chips such that quality can be improved further. However, it is often unclear to which tests outlier detection should be applied and how the parameters must be set, such that outliers are detected and yield loss remains limited. In this paper we introduce a mathematical framework, that given a set of target devices, can select tests for outlier detection and set the parameters for each outlier detection method. We provide results on real world data and analyze the resulting yield loss and missed targets.
Original languageUndefined
Title of host publication31st IEEE VLSI Test Symposium, VTS 2013
Place of PublicationUSA
PublisherIEEE Computer Society
Pages1-6
Number of pages6
ISBN (Print)978-1-4673-5542-1
DOIs
Publication statusPublished - Apr 2013
Event31st IEEE VLSI Test Symposium, VTS 2013 - Berkeley, United States
Duration: 29 Apr 20132 May 2013
Conference number: 31

Publication series

Name
PublisherIEEE Computer Society
ISSN (Print)1093-0167

Conference

Conference31st IEEE VLSI Test Symposium, VTS 2013
Abbreviated titleVTS
CountryUnited States
CityBerkeley
Period29/04/132/05/13

Keywords

  • EWI-22670
  • Integrated circuits
  • Reliability
  • METIS-297594
  • Test selection
  • IR-86906
  • Adaptive test
  • Outlier Detection

Cite this

Bossers, H. C. M., Hurink, J. L., & Smit, G. J. M. (2013). Selection of tests for outlier detection. In 31st IEEE VLSI Test Symposium, VTS 2013 (pp. 1-6). USA: IEEE Computer Society. https://doi.org/10.1109/VTS.2013.6548885
Bossers, H.C.M. ; Hurink, Johann L. ; Smit, Gerardus Johannes Maria. / Selection of tests for outlier detection. 31st IEEE VLSI Test Symposium, VTS 2013. USA : IEEE Computer Society, 2013. pp. 1-6
@inproceedings{85689bc81a6144b29461088909fbaf03,
title = "Selection of tests for outlier detection",
abstract = "Integrated circuits are tested thoroughly in order to meet the high demands on quality. As an additional step, outlier detection is used to detect potential unreliable chips such that quality can be improved further. However, it is often unclear to which tests outlier detection should be applied and how the parameters must be set, such that outliers are detected and yield loss remains limited. In this paper we introduce a mathematical framework, that given a set of target devices, can select tests for outlier detection and set the parameters for each outlier detection method. We provide results on real world data and analyze the resulting yield loss and missed targets.",
keywords = "EWI-22670, Integrated circuits, Reliability, METIS-297594, Test selection, IR-86906, Adaptive test, Outlier Detection",
author = "H.C.M. Bossers and Hurink, {Johann L.} and Smit, {Gerardus Johannes Maria}",
note = "10.1109/VTS.2013.6548885",
year = "2013",
month = "4",
doi = "10.1109/VTS.2013.6548885",
language = "Undefined",
isbn = "978-1-4673-5542-1",
publisher = "IEEE Computer Society",
pages = "1--6",
booktitle = "31st IEEE VLSI Test Symposium, VTS 2013",
address = "United States",

}

Bossers, HCM, Hurink, JL & Smit, GJM 2013, Selection of tests for outlier detection. in 31st IEEE VLSI Test Symposium, VTS 2013. IEEE Computer Society, USA, pp. 1-6, 31st IEEE VLSI Test Symposium, VTS 2013, Berkeley, United States, 29/04/13. https://doi.org/10.1109/VTS.2013.6548885

Selection of tests for outlier detection. / Bossers, H.C.M.; Hurink, Johann L.; Smit, Gerardus Johannes Maria.

31st IEEE VLSI Test Symposium, VTS 2013. USA : IEEE Computer Society, 2013. p. 1-6.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

TY - GEN

T1 - Selection of tests for outlier detection

AU - Bossers, H.C.M.

AU - Hurink, Johann L.

AU - Smit, Gerardus Johannes Maria

N1 - 10.1109/VTS.2013.6548885

PY - 2013/4

Y1 - 2013/4

N2 - Integrated circuits are tested thoroughly in order to meet the high demands on quality. As an additional step, outlier detection is used to detect potential unreliable chips such that quality can be improved further. However, it is often unclear to which tests outlier detection should be applied and how the parameters must be set, such that outliers are detected and yield loss remains limited. In this paper we introduce a mathematical framework, that given a set of target devices, can select tests for outlier detection and set the parameters for each outlier detection method. We provide results on real world data and analyze the resulting yield loss and missed targets.

AB - Integrated circuits are tested thoroughly in order to meet the high demands on quality. As an additional step, outlier detection is used to detect potential unreliable chips such that quality can be improved further. However, it is often unclear to which tests outlier detection should be applied and how the parameters must be set, such that outliers are detected and yield loss remains limited. In this paper we introduce a mathematical framework, that given a set of target devices, can select tests for outlier detection and set the parameters for each outlier detection method. We provide results on real world data and analyze the resulting yield loss and missed targets.

KW - EWI-22670

KW - Integrated circuits

KW - Reliability

KW - METIS-297594

KW - Test selection

KW - IR-86906

KW - Adaptive test

KW - Outlier Detection

U2 - 10.1109/VTS.2013.6548885

DO - 10.1109/VTS.2013.6548885

M3 - Conference contribution

SN - 978-1-4673-5542-1

SP - 1

EP - 6

BT - 31st IEEE VLSI Test Symposium, VTS 2013

PB - IEEE Computer Society

CY - USA

ER -

Bossers HCM, Hurink JL, Smit GJM. Selection of tests for outlier detection. In 31st IEEE VLSI Test Symposium, VTS 2013. USA: IEEE Computer Society. 2013. p. 1-6 https://doi.org/10.1109/VTS.2013.6548885