Signal sampling circuit

S.M. Louwsma; Maarten Vertregt

Signal sampling circuit

S.M. Louwsma (Inventor), Maarten Vertregt (Inventor)

Research output: Patent

38 Downloads (Pure)

Abstract

A sampling circuit for sampling a signal is disclosed. The sampling circuit comprises a plurality of sampling channels adapted to sample the signal in time-multiplexed fashion, each sampling channel comprising a respective track-and-hold circuit connected to a respective analogue to digital converter via a respective output switch. The output switch of each channel opens for a tracking time period when the track-and-hold circuit is in a tracking mode for sampling the signal, and closes for a holding time period when the track-and-hold circuit is in a holding mode for outputting the sampled signal. The holding time period comprises a settling time period that is at least as long as the tracking time period. The settling time period is used by the track-and-hold circuit to charge an input capacitance of the analogue to digital converter to a voltage according to the sampled signal.

Original language	Undefined
Patent number	US2010207792(A1)
Priority date	13/09/07
Publication status	Published - 19 Aug 2010

Keywords

EWI-15332
IR-73467
METIS-270687

Access to Document

http://v3.espacenet.com/publicationDetails/biblio?DB=EPODOC&adjacent=true&locale=en_EP&FT=D&date=20100819&CC=US&NR=2010207792A1&KC=A1

1 Patent

Signal sampling circuit
Louwsma, S. M. & Vertregt, M., 11 Oct 2011, Patent No. US8035539(B2), Priority date 13 Sep 2007, Priority No. 0717840
Research output: Patent

File

Cite this

@misc{49b5407fbdd24c539294561a8a70c01a,

title = "Signal sampling circuit",

abstract = "A sampling circuit for sampling a signal is disclosed. The sampling circuit comprises a plurality of sampling channels adapted to sample the signal in time-multiplexed fashion, each sampling channel comprising a respective track-and-hold circuit connected to a respective analogue to digital converter via a respective output switch. The output switch of each channel opens for a tracking time period when the track-and-hold circuit is in a tracking mode for sampling the signal, and closes for a holding time period when the track-and-hold circuit is in a holding mode for outputting the sampled signal. The holding time period comprises a settling time period that is at least as long as the tracking time period. The settling time period is used by the track-and-hold circuit to charge an input capacitance of the analogue to digital converter to a voltage according to the sampled signal.",

keywords = "EWI-15332, IR-73467, METIS-270687",

author = "S.M. Louwsma and Maarten Vertregt",

year = "2010",

month = aug,

day = "19",

language = "Undefined",

type = "Patent",

note = "US2010207792(A1)",

}

TY - PAT

T1 - Signal sampling circuit

AU - Louwsma, S.M.

AU - Vertregt, Maarten

PY - 2010/8/19

Y1 - 2010/8/19

N2 - A sampling circuit for sampling a signal is disclosed. The sampling circuit comprises a plurality of sampling channels adapted to sample the signal in time-multiplexed fashion, each sampling channel comprising a respective track-and-hold circuit connected to a respective analogue to digital converter via a respective output switch. The output switch of each channel opens for a tracking time period when the track-and-hold circuit is in a tracking mode for sampling the signal, and closes for a holding time period when the track-and-hold circuit is in a holding mode for outputting the sampled signal. The holding time period comprises a settling time period that is at least as long as the tracking time period. The settling time period is used by the track-and-hold circuit to charge an input capacitance of the analogue to digital converter to a voltage according to the sampled signal.

AB - A sampling circuit for sampling a signal is disclosed. The sampling circuit comprises a plurality of sampling channels adapted to sample the signal in time-multiplexed fashion, each sampling channel comprising a respective track-and-hold circuit connected to a respective analogue to digital converter via a respective output switch. The output switch of each channel opens for a tracking time period when the track-and-hold circuit is in a tracking mode for sampling the signal, and closes for a holding time period when the track-and-hold circuit is in a holding mode for outputting the sampled signal. The holding time period comprises a settling time period that is at least as long as the tracking time period. The settling time period is used by the track-and-hold circuit to charge an input capacitance of the analogue to digital converter to a voltage according to the sampled signal.

KW - EWI-15332

KW - IR-73467

KW - METIS-270687

M3 - Patent

M1 - US2010207792(A1)

ER -