Slack Exploitation for Aggressive Dynamic Power Reduction in SoC

A. Milutinovic, Kees Goossens, Gerardus Johannes Maria Smit

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    26 Downloads (Pure)

    Abstract

    The increasing power consumption of today’s system-on-chip (SoC) outpaces the trend of increasing battery capacity. The applications offered to customers grow tremendously too, a trend that is accelerating in the future. This yields stronger requirements for lower power consumption. During design, a system is dimensioned to worst-case workload requirements. Most of the time, workload is far below this level, which results in slack in some parts of the system. Our idea is to exploit this available slack by using adequate variants of dynamic voltage and frequency scaling and power gating. For scalability reasons, we commence our research with local dynamic adaptive power and frequency scaling, based on the slack observed at run time. This paper presents the motivations and possible directions for our research.
    Original languageUndefined
    Title of host publicationProceedings of the Program for research on Ingrated systems and Circuits (ProRISC) 2007
    Place of PublicationUtrecht
    PublisherSTW
    Pages-
    Number of pages6
    ISBN (Print)978-90-73461-49-9
    Publication statusPublished - 2007
    Event18th Annual Workshop on Circuits, Systems and Signal Processing, ProRISC 2007 - Veldhoven, Netherlands
    Duration: 29 Nov 200730 Nov 2007
    Conference number: 18

    Publication series

    Name
    PublisherTechnology Foundation / SAFE &ProRISC
    Number412

    Conference

    Conference18th Annual Workshop on Circuits, Systems and Signal Processing, ProRISC 2007
    CountryNetherlands
    CityVeldhoven
    Period29/11/0730/11/07

    Keywords

    • EWI-15040
    • dynamic power reduction
    • System on Chip
    • METIS-255487
    • slack exploitation
    • IR-65376
    • tiled architecture

    Cite this

    Milutinovic, A., Goossens, K., & Smit, G. J. M. (2007). Slack Exploitation for Aggressive Dynamic Power Reduction in SoC. In Proceedings of the Program for research on Ingrated systems and Circuits (ProRISC) 2007 (pp. -). Utrecht: STW.
    Milutinovic, A. ; Goossens, Kees ; Smit, Gerardus Johannes Maria. / Slack Exploitation for Aggressive Dynamic Power Reduction in SoC. Proceedings of the Program for research on Ingrated systems and Circuits (ProRISC) 2007. Utrecht : STW, 2007. pp. -
    @inproceedings{cd19fccabe824654ab7ff7db1a2421c3,
    title = "Slack Exploitation for Aggressive Dynamic Power Reduction in SoC",
    abstract = "The increasing power consumption of today’s system-on-chip (SoC) outpaces the trend of increasing battery capacity. The applications offered to customers grow tremendously too, a trend that is accelerating in the future. This yields stronger requirements for lower power consumption. During design, a system is dimensioned to worst-case workload requirements. Most of the time, workload is far below this level, which results in slack in some parts of the system. Our idea is to exploit this available slack by using adequate variants of dynamic voltage and frequency scaling and power gating. For scalability reasons, we commence our research with local dynamic adaptive power and frequency scaling, based on the slack observed at run time. This paper presents the motivations and possible directions for our research.",
    keywords = "EWI-15040, dynamic power reduction, System on Chip, METIS-255487, slack exploitation, IR-65376, tiled architecture",
    author = "A. Milutinovic and Kees Goossens and Smit, {Gerardus Johannes Maria}",
    year = "2007",
    language = "Undefined",
    isbn = "978-90-73461-49-9",
    publisher = "STW",
    number = "412",
    pages = "--",
    booktitle = "Proceedings of the Program for research on Ingrated systems and Circuits (ProRISC) 2007",

    }

    Milutinovic, A, Goossens, K & Smit, GJM 2007, Slack Exploitation for Aggressive Dynamic Power Reduction in SoC. in Proceedings of the Program for research on Ingrated systems and Circuits (ProRISC) 2007. STW, Utrecht, pp. -, 18th Annual Workshop on Circuits, Systems and Signal Processing, ProRISC 2007, Veldhoven, Netherlands, 29/11/07.

    Slack Exploitation for Aggressive Dynamic Power Reduction in SoC. / Milutinovic, A.; Goossens, Kees; Smit, Gerardus Johannes Maria.

    Proceedings of the Program for research on Ingrated systems and Circuits (ProRISC) 2007. Utrecht : STW, 2007. p. -.

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    TY - GEN

    T1 - Slack Exploitation for Aggressive Dynamic Power Reduction in SoC

    AU - Milutinovic, A.

    AU - Goossens, Kees

    AU - Smit, Gerardus Johannes Maria

    PY - 2007

    Y1 - 2007

    N2 - The increasing power consumption of today’s system-on-chip (SoC) outpaces the trend of increasing battery capacity. The applications offered to customers grow tremendously too, a trend that is accelerating in the future. This yields stronger requirements for lower power consumption. During design, a system is dimensioned to worst-case workload requirements. Most of the time, workload is far below this level, which results in slack in some parts of the system. Our idea is to exploit this available slack by using adequate variants of dynamic voltage and frequency scaling and power gating. For scalability reasons, we commence our research with local dynamic adaptive power and frequency scaling, based on the slack observed at run time. This paper presents the motivations and possible directions for our research.

    AB - The increasing power consumption of today’s system-on-chip (SoC) outpaces the trend of increasing battery capacity. The applications offered to customers grow tremendously too, a trend that is accelerating in the future. This yields stronger requirements for lower power consumption. During design, a system is dimensioned to worst-case workload requirements. Most of the time, workload is far below this level, which results in slack in some parts of the system. Our idea is to exploit this available slack by using adequate variants of dynamic voltage and frequency scaling and power gating. For scalability reasons, we commence our research with local dynamic adaptive power and frequency scaling, based on the slack observed at run time. This paper presents the motivations and possible directions for our research.

    KW - EWI-15040

    KW - dynamic power reduction

    KW - System on Chip

    KW - METIS-255487

    KW - slack exploitation

    KW - IR-65376

    KW - tiled architecture

    M3 - Conference contribution

    SN - 978-90-73461-49-9

    SP - -

    BT - Proceedings of the Program for research on Ingrated systems and Circuits (ProRISC) 2007

    PB - STW

    CY - Utrecht

    ER -

    Milutinovic A, Goossens K, Smit GJM. Slack Exploitation for Aggressive Dynamic Power Reduction in SoC. In Proceedings of the Program for research on Ingrated systems and Circuits (ProRISC) 2007. Utrecht: STW. 2007. p. -