Template Generation and Selection Algorithms

Y. Guo; Gerardus Johannes Maria Smit; Haitze J. Broersma; P.M. Heysters

doi:10.1109/IWSOC.2003.1212995

Template Generation and Selection Algorithms

Y. Guo, Gerardus Johannes Maria Smit, Haitze J. Broersma, P.M. Heysters

Discrete Mathematics and Mathematical Programming

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

5 Citations (Scopus)

62 Downloads (Pure)

Abstract

The availability of high-level design entry tooling is crucial for the viability of any reconfigurable SoC architecture. This paper presents a template generation method to extract functional equivalent structures, i.e. templates, from a control data flow graph. By inspecting the graph the algorithm generates all the possible templates and the corresponding matches. Using unique serial numbers and circle numbers the algorithm can find all distinct templates with multiple outputs. The template selection algorithm shows how this information can be used in compilers for reconfigurable systems. The objective of the template selection algorithm is to find an efficient cover for an application graph with a minimal number of distinct templates and minimal number of matches.

Original language	Undefined
Title of host publication	Proceedings of International Workshop on System-on-Chip for Real-Time Applications 2003
Editors	W. Badaway, Y. Ismail
Place of Publication	Los Alamitos, California
Publisher	IEEE
Pages	2-5
Number of pages	4
ISBN (Print)	0-7695-1944-X
DOIs	https://doi.org/10.1109/IWSOC.2003.1212995
Publication status	Published - Jun 2003
Event	IWSOC: Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications(IWSOC) - Calgary, Alberta, Canada Duration: 1 Jan 1900 → …

Publication series

Name
Publisher	IEEE Computer Society

Conference

Conference	IWSOC
City	Calgary, Alberta, Canada
Period	1/01/00 → …

Keywords

EWI-1513
METIS-214812
IR-46374
CAES-EEA: Efficient Embedded Architectures

Access to Document

10.1109/IWSOC.2003.1212995

01212995

http://doi.ieeecomputersociety.org/10.1109/IWSOC.2003.1212995

Cite this

@inproceedings{7afc1b04a9a54be8ad0bc0bc3e94e1f8,

title = "Template Generation and Selection Algorithms",

abstract = "The availability of high-level design entry tooling is crucial for the viability of any reconfigurable SoC architecture. This paper presents a template generation method to extract functional equivalent structures, i.e. templates, from a control data flow graph. By inspecting the graph the algorithm generates all the possible templates and the corresponding matches. Using unique serial numbers and circle numbers the algorithm can find all distinct templates with multiple outputs. The template selection algorithm shows how this information can be used in compilers for reconfigurable systems. The objective of the template selection algorithm is to find an efficient cover for an application graph with a minimal number of distinct templates and minimal number of matches.",

keywords = "EWI-1513, METIS-214812, IR-46374, CAES-EEA: Efficient Embedded Architectures",

author = "Y. Guo and Smit, {Gerardus Johannes Maria} and Broersma, {Haitze J.} and P.M. Heysters",

note = "Imported from CHAMELEON.xml; null ; Conference date: 01-01-1900",

year = "2003",

month = jun,

doi = "10.1109/IWSOC.2003.1212995",

language = "Undefined",

isbn = "0-7695-1944-X",

publisher = "IEEE",

pages = "2--5",

editor = "W. Badaway and Y. Ismail",

booktitle = "Proceedings of International Workshop on System-on-Chip for Real-Time Applications 2003",

}

Template Generation and Selection Algorithms. / Guo, Y.; Smit, Gerardus Johannes Maria; Broersma, Haitze J. et al.

Proceedings of International Workshop on System-on-Chip for Real-Time Applications 2003. ed. / W. Badaway; Y. Ismail. Los Alamitos, California : IEEE, 2003. p. 2-5.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

TY - GEN

T1 - Template Generation and Selection Algorithms

AU - Guo, Y.

AU - Smit, Gerardus Johannes Maria

AU - Broersma, Haitze J.

AU - Heysters, P.M.

N1 - Imported from CHAMELEON.xml

PY - 2003/6

Y1 - 2003/6

N2 - The availability of high-level design entry tooling is crucial for the viability of any reconfigurable SoC architecture. This paper presents a template generation method to extract functional equivalent structures, i.e. templates, from a control data flow graph. By inspecting the graph the algorithm generates all the possible templates and the corresponding matches. Using unique serial numbers and circle numbers the algorithm can find all distinct templates with multiple outputs. The template selection algorithm shows how this information can be used in compilers for reconfigurable systems. The objective of the template selection algorithm is to find an efficient cover for an application graph with a minimal number of distinct templates and minimal number of matches.

AB - The availability of high-level design entry tooling is crucial for the viability of any reconfigurable SoC architecture. This paper presents a template generation method to extract functional equivalent structures, i.e. templates, from a control data flow graph. By inspecting the graph the algorithm generates all the possible templates and the corresponding matches. Using unique serial numbers and circle numbers the algorithm can find all distinct templates with multiple outputs. The template selection algorithm shows how this information can be used in compilers for reconfigurable systems. The objective of the template selection algorithm is to find an efficient cover for an application graph with a minimal number of distinct templates and minimal number of matches.

KW - EWI-1513

KW - METIS-214812

KW - IR-46374

KW - CAES-EEA: Efficient Embedded Architectures

U2 - 10.1109/IWSOC.2003.1212995

DO - 10.1109/IWSOC.2003.1212995

M3 - Conference contribution

SN - 0-7695-1944-X

SP - 2

EP - 5

BT - Proceedings of International Workshop on System-on-Chip for Real-Time Applications 2003

A2 - Badaway, W.

A2 - Ismail, Y.

PB - IEEE

CY - Los Alamitos, California

Y2 - 1 January 1900

ER -