Test strategies for high-speed synchronization interfaces

Octavian Petre

Research output: ThesisPhD Thesis - Research UT, graduation UT

7 Downloads (Pure)

Abstract

This thesis presents test strategies for on-chip or o-chip high-speed syn-chronization interfaces
Original languageUndefined
Supervisors/Advisors
  • Krol, Th., Supervisor
  • Kerkhoff, Hans Gerard, Advisor
Award date27 Feb 2004
Place of PublicationEnschede
Publisher
Print ISBNs9789036520225
Publication statusPublished - 2004
Externally publishedYes

Keywords

  • IR-41425

Cite this