The BLIXER, a Wideband Balun-LNA-I/Q-Mixer Topology

S.C. Blaakmeer, Eric A.M. Klumperink, Domine M.W. Leenaerts, Bram Nauta

Research output: Contribution to journalArticleAcademicpeer-review

99 Citations (Scopus)
55 Downloads (Pure)

Abstract

Abstract—This paper proposes to merge an I/Q current-commutating mixer with a noise-canceling balun-LNA. To realize a high bandwidth, the real part of the impedance of all RF nodes is kept low, and the voltage gain is not created at RF but in baseband where capacitive loading is no problem. Thus a high RF bandwidth is achieved without using inductors for bandwidth extension. By using an I/Q mixer with 25% duty-cycle LO waveform the output IF currents have also 25% duty-cycle, causing 2 times smaller DC-voltage drop after IF filtering. This allows for a 2 times increase in the impedance level of the IF filter, rendering more voltage gain for the same supply headroom. The implemented balun-LNA-I/Q-mixer topology achieves 18 dB conversion gain, a flat noise figure 5.5 dB from 500 MHz to 7 GHz, IIP2蚠 20 dBm and IIP3 蚠 3 dBm. The core circuit consumes only 16 mW from a 1.2 V supply voltage and occupies less than 0.01 mm蚠 in 65 nm CMOS.
Original languageEnglish
Article number10.1109/JSSC.2008.2004866
Pages (from-to)2706-2715
Number of pages10
JournalIEEE journal of solid-state circuits
Volume43
Issue numberWP 08-02/12
DOIs
Publication statusPublished - 1 Dec 2008

Fingerprint

Topology
Bandwidth
Electric potential
Noise figure
Networks (circuits)
Voltage drop

Keywords

  • EWI-14883
  • IR-65300
  • METIS-255121

Cite this

Blaakmeer, S.C. ; Klumperink, Eric A.M. ; Leenaerts, Domine M.W. ; Nauta, Bram. / The BLIXER, a Wideband Balun-LNA-I/Q-Mixer Topology. In: IEEE journal of solid-state circuits. 2008 ; Vol. 43, No. WP 08-02/12. pp. 2706-2715.
@article{4438968b35e84b149ac8dca3823caf3d,
title = "The BLIXER, a Wideband Balun-LNA-I/Q-Mixer Topology",
abstract = "Abstract—This paper proposes to merge an I/Q current-commutating mixer with a noise-canceling balun-LNA. To realize a high bandwidth, the real part of the impedance of all RF nodes is kept low, and the voltage gain is not created at RF but in baseband where capacitive loading is no problem. Thus a high RF bandwidth is achieved without using inductors for bandwidth extension. By using an I/Q mixer with 25{\%} duty-cycle LO waveform the output IF currents have also 25{\%} duty-cycle, causing 2 times smaller DC-voltage drop after IF filtering. This allows for a 2 times increase in the impedance level of the IF filter, rendering more voltage gain for the same supply headroom. The implemented balun-LNA-I/Q-mixer topology achieves 18 dB conversion gain, a flat noise figure 5.5 dB from 500 MHz to 7 GHz, IIP2蚠 20 dBm and IIP3 蚠 3 dBm. The core circuit consumes only 16 mW from a 1.2 V supply voltage and occupies less than 0.01 mm蚠 in 65 nm CMOS.",
keywords = "EWI-14883, IR-65300, METIS-255121",
author = "S.C. Blaakmeer and Klumperink, {Eric A.M.} and Leenaerts, {Domine M.W.} and Bram Nauta",
year = "2008",
month = "12",
day = "1",
doi = "10.1109/JSSC.2008.2004866",
language = "English",
volume = "43",
pages = "2706--2715",
journal = "IEEE journal of solid-state circuits",
issn = "0018-9200",
publisher = "IEEE",
number = "WP 08-02/12",

}

Blaakmeer, SC, Klumperink, EAM, Leenaerts, DMW & Nauta, B 2008, 'The BLIXER, a Wideband Balun-LNA-I/Q-Mixer Topology' IEEE journal of solid-state circuits, vol. 43, no. WP 08-02/12, 10.1109/JSSC.2008.2004866, pp. 2706-2715. https://doi.org/10.1109/JSSC.2008.2004866

The BLIXER, a Wideband Balun-LNA-I/Q-Mixer Topology. / Blaakmeer, S.C.; Klumperink, Eric A.M.; Leenaerts, Domine M.W.; Nauta, Bram.

In: IEEE journal of solid-state circuits, Vol. 43, No. WP 08-02/12, 10.1109/JSSC.2008.2004866, 01.12.2008, p. 2706-2715.

Research output: Contribution to journalArticleAcademicpeer-review

TY - JOUR

T1 - The BLIXER, a Wideband Balun-LNA-I/Q-Mixer Topology

AU - Blaakmeer, S.C.

AU - Klumperink, Eric A.M.

AU - Leenaerts, Domine M.W.

AU - Nauta, Bram

PY - 2008/12/1

Y1 - 2008/12/1

N2 - Abstract—This paper proposes to merge an I/Q current-commutating mixer with a noise-canceling balun-LNA. To realize a high bandwidth, the real part of the impedance of all RF nodes is kept low, and the voltage gain is not created at RF but in baseband where capacitive loading is no problem. Thus a high RF bandwidth is achieved without using inductors for bandwidth extension. By using an I/Q mixer with 25% duty-cycle LO waveform the output IF currents have also 25% duty-cycle, causing 2 times smaller DC-voltage drop after IF filtering. This allows for a 2 times increase in the impedance level of the IF filter, rendering more voltage gain for the same supply headroom. The implemented balun-LNA-I/Q-mixer topology achieves 18 dB conversion gain, a flat noise figure 5.5 dB from 500 MHz to 7 GHz, IIP2蚠 20 dBm and IIP3 蚠 3 dBm. The core circuit consumes only 16 mW from a 1.2 V supply voltage and occupies less than 0.01 mm蚠 in 65 nm CMOS.

AB - Abstract—This paper proposes to merge an I/Q current-commutating mixer with a noise-canceling balun-LNA. To realize a high bandwidth, the real part of the impedance of all RF nodes is kept low, and the voltage gain is not created at RF but in baseband where capacitive loading is no problem. Thus a high RF bandwidth is achieved without using inductors for bandwidth extension. By using an I/Q mixer with 25% duty-cycle LO waveform the output IF currents have also 25% duty-cycle, causing 2 times smaller DC-voltage drop after IF filtering. This allows for a 2 times increase in the impedance level of the IF filter, rendering more voltage gain for the same supply headroom. The implemented balun-LNA-I/Q-mixer topology achieves 18 dB conversion gain, a flat noise figure 5.5 dB from 500 MHz to 7 GHz, IIP2蚠 20 dBm and IIP3 蚠 3 dBm. The core circuit consumes only 16 mW from a 1.2 V supply voltage and occupies less than 0.01 mm蚠 in 65 nm CMOS.

KW - EWI-14883

KW - IR-65300

KW - METIS-255121

U2 - 10.1109/JSSC.2008.2004866

DO - 10.1109/JSSC.2008.2004866

M3 - Article

VL - 43

SP - 2706

EP - 2715

JO - IEEE journal of solid-state circuits

JF - IEEE journal of solid-state circuits

SN - 0018-9200

IS - WP 08-02/12

M1 - 10.1109/JSSC.2008.2004866

ER -