Two-level pipelined systolic array graphics engine

J.A.K.S. Jayasinghe, J.A.K.S. Jayasinghe, Georgios Karagiannis, F. Moelaert El Hadidy, F. El hadidy, O.E. Herrmann, Jaap Smit

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

20 Downloads (Pure)

Abstract

A silicon implementation of a two-level pipelined SAG (systolic array graphics) engine supporting an advanced instructions set is reported. The advantage of the two-level pipelining is that it can provide a complex functionality at high pixel rates, which is difficult to achieve by other means using less silicon area. As computer graphics users have a great desire for high image quality, high interaction speed and high resolution, it is expected that two-level pipelined SAG engines will be a breakthrough for real-time computer graphics
Original languageUndefined
Title of host publicationProceedings of IEEE 1990 May Custom Integrated circuit conference
PublisherIEEE
Pages17.2.1-17.2.4
Number of pages4
DOIs
Publication statusPublished - 1 May 1990

Publication series

Name
PublisherIEEE

Keywords

  • METIS-113083
  • IR-16198

Cite this

Jayasinghe, J. A. K. S., Jayasinghe, J. A. K. S., Karagiannis, G., El Hadidy, F. M., El hadidy, F., Herrmann, O. E., & Smit, J. (1990). Two-level pipelined systolic array graphics engine. In Proceedings of IEEE 1990 May Custom Integrated circuit conference (pp. 17.2.1-17.2.4). IEEE. https://doi.org/10.1109/CICC.1990.124759
Jayasinghe, J.A.K.S. ; Jayasinghe, J.A.K.S. ; Karagiannis, Georgios ; El Hadidy, F. Moelaert ; El hadidy, F. ; Herrmann, O.E. ; Smit, Jaap. / Two-level pipelined systolic array graphics engine. Proceedings of IEEE 1990 May Custom Integrated circuit conference. IEEE, 1990. pp. 17.2.1-17.2.4
@inproceedings{708ae0aaf3574bc083ec3724797e5a34,
title = "Two-level pipelined systolic array graphics engine",
abstract = "A silicon implementation of a two-level pipelined SAG (systolic array graphics) engine supporting an advanced instructions set is reported. The advantage of the two-level pipelining is that it can provide a complex functionality at high pixel rates, which is difficult to achieve by other means using less silicon area. As computer graphics users have a great desire for high image quality, high interaction speed and high resolution, it is expected that two-level pipelined SAG engines will be a breakthrough for real-time computer graphics",
keywords = "METIS-113083, IR-16198",
author = "J.A.K.S. Jayasinghe and J.A.K.S. Jayasinghe and Georgios Karagiannis and {El Hadidy}, {F. Moelaert} and {El hadidy}, F. and O.E. Herrmann and Jaap Smit",
year = "1990",
month = "5",
day = "1",
doi = "10.1109/CICC.1990.124759",
language = "Undefined",
publisher = "IEEE",
pages = "17.2.1--17.2.4",
booktitle = "Proceedings of IEEE 1990 May Custom Integrated circuit conference",
address = "United States",

}

Jayasinghe, JAKS, Jayasinghe, JAKS, Karagiannis, G, El Hadidy, FM, El hadidy, F, Herrmann, OE & Smit, J 1990, Two-level pipelined systolic array graphics engine. in Proceedings of IEEE 1990 May Custom Integrated circuit conference. IEEE, pp. 17.2.1-17.2.4. https://doi.org/10.1109/CICC.1990.124759

Two-level pipelined systolic array graphics engine. / Jayasinghe, J.A.K.S.; Jayasinghe, J.A.K.S.; Karagiannis, Georgios; El Hadidy, F. Moelaert; El hadidy, F.; Herrmann, O.E.; Smit, Jaap.

Proceedings of IEEE 1990 May Custom Integrated circuit conference. IEEE, 1990. p. 17.2.1-17.2.4.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

TY - GEN

T1 - Two-level pipelined systolic array graphics engine

AU - Jayasinghe, J.A.K.S.

AU - Jayasinghe, J.A.K.S.

AU - Karagiannis, Georgios

AU - El Hadidy, F. Moelaert

AU - El hadidy, F.

AU - Herrmann, O.E.

AU - Smit, Jaap

PY - 1990/5/1

Y1 - 1990/5/1

N2 - A silicon implementation of a two-level pipelined SAG (systolic array graphics) engine supporting an advanced instructions set is reported. The advantage of the two-level pipelining is that it can provide a complex functionality at high pixel rates, which is difficult to achieve by other means using less silicon area. As computer graphics users have a great desire for high image quality, high interaction speed and high resolution, it is expected that two-level pipelined SAG engines will be a breakthrough for real-time computer graphics

AB - A silicon implementation of a two-level pipelined SAG (systolic array graphics) engine supporting an advanced instructions set is reported. The advantage of the two-level pipelining is that it can provide a complex functionality at high pixel rates, which is difficult to achieve by other means using less silicon area. As computer graphics users have a great desire for high image quality, high interaction speed and high resolution, it is expected that two-level pipelined SAG engines will be a breakthrough for real-time computer graphics

KW - METIS-113083

KW - IR-16198

U2 - 10.1109/CICC.1990.124759

DO - 10.1109/CICC.1990.124759

M3 - Conference contribution

SP - 17.2.1-17.2.4

BT - Proceedings of IEEE 1990 May Custom Integrated circuit conference

PB - IEEE

ER -

Jayasinghe JAKS, Jayasinghe JAKS, Karagiannis G, El Hadidy FM, El hadidy F, Herrmann OE et al. Two-level pipelined systolic array graphics engine. In Proceedings of IEEE 1990 May Custom Integrated circuit conference. IEEE. 1990. p. 17.2.1-17.2.4 https://doi.org/10.1109/CICC.1990.124759

Access to Document