Two-level pipelined systolic array graphics engine

J.A.K.S. Jayasinghe, G. Karagiannis, F. Moelaert El-Hadidy, O.E. Herrmann, J. Smit

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    34 Downloads (Pure)

    Abstract

    A silicon implementation of a two-level pipelined SAG (systolic array graphics) engine supporting an advanced instructions set is reported. The advantage of the two-level pipelining is that it can provide a complex functionality at high pixel rates, which is difficult to achieve by other means using less silicon area. As computer graphics users have a great desire for high image quality, high interaction speed and high resolution, it is expected that two-level pipelined SAG engines will be a breakthrough for real-time computer graphics
    Original languageEnglish
    Title of host publicationIEEE Proceedings of the Custom Integrated Circuits Conference 1990
    Place of PublicationPiscataway, NJ
    PublisherIEEE
    Number of pages4
    DOIs
    Publication statusPublished - 1 May 1990
    EventIEEE Custom Integrated Circuits Conference, CICC 1990 - Boston, United States
    Duration: 13 May 199016 May 1990

    Conference

    ConferenceIEEE Custom Integrated Circuits Conference, CICC 1990
    Abbreviated titleCICC
    CountryUnited States
    CityBoston
    Period13/05/9016/05/90

    Fingerprint Dive into the research topics of 'Two-level pipelined systolic array graphics engine'. Together they form a unique fingerprint.

    Cite this