Two-Level Pipepined Systolic Array Graphics Engine

J.A.K.S. Jayasinghe, F. Moelaert El-Hadidy, G. Karagiannis, O.E. Herrmann, J. Smit

    Research output: Contribution to journalArticleAcademicpeer-review

    26 Downloads (Pure)

    Abstract

    The authors report a VLSI design of an advanced systolic array graphics (SAG) engine built from pipelined functional units which can generate realistic images interactively for high-resolution displays. They introduce a structured frame store system as an environment for the advanced SAG engine and present the principles and architecture of the advanced SAG engine. They introduce pipelined functional units into this SAG engine to meet the performance requirements. This is done by a formal approach where the original systolic array is represented at bit level by a finite, vertex-weighted, edge-weighted, directed graph. Two architectures built from pipelined functional units are described. A prototype containing nine processing elements was fabricated in a 1.6-μm CMOS technology
    Original languageEnglish
    Pages (from-to)229-236
    Number of pages8
    JournalIEEE journal of solid-state circuits
    Volume26
    Issue number3
    DOIs
    Publication statusPublished - 1991

    Keywords

    • CMOS integrated circuits
    • Digital signal processing chips
    • Pipeline processing
    • Systolic arrays
    • VLSI

    Fingerprint Dive into the research topics of 'Two-Level Pipepined Systolic Array Graphics Engine'. Together they form a unique fingerprint.

    Cite this