Verifying the Authorship of Embedded IP Cores: Watermarking and Core Identification Techniques

In this paper, we present an overview of existing watermarking techniques for FPGA and ASIC designs as well as our new watermarking and identification techniques for FPGA IP cores. Unlike most existing watermarking techniques, the focus of our new techniques lies on ease of verification, even if the protected cores are embedded into a product. Moreover, we have concentrated on higher abstraction levels for embedding the watermark, particularly at the logic level, where IP cores are distributed as netlist cores. With the presented watermarking methods, it is pos-sible to watermark IP cores at the logic level and identify them with a high likelihood and in a reproducible way in a purchased product from a company that is suspected to have committed IP fraud. The investigated techniques establish the authorship by verification of either an FPGA bitfile or the power consumption of a given FPGA

Verifying the Authorship of Embedded IP Cores: Watermarking and Core Identification Techniques | Request PDF. Available from: https://www.researchgate.net/publication/266492142_Verifying_the_Authorship_of_Embedded_IP_Cores_Watermarking_and_Core_Identification_Techniques [accessed Jun 19 2018].